module load (
    input      clk,
    input      rst,
    input[31:0] r1_i,
    input[2:0] op_type_i,
    input[31:0] imm_i,
    output reg[31:0] addr_v_o
);
    
endmodule //load
